For the current REF see the REF 2021 website REF 2021 logo

Output details

13 - Electrical and Electronic Engineering, Metallurgy and Materials

Queen's University Belfast

Return to search Previous output Next output
Output 0 of 0 in the submission
Article title

An On Demand Queue Management Architecture for a Programmable Traffic Manager

Type
D - Journal article
Title of journal
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Article number
10
Volume number
20
Issue number
10
First page of article
1849
ISSN of journal
1063-8210
Year of publication
2012
URL
-
Number of additional authors
2
Additional information

The work was funded under a prestigious Dorothy Hodgkin research studentship was sponsored by Xilinx, the world’s largest programmable logic company. Efficient use of memory resource is vital in traffic management for the next generation of networks, particularly for queue management. The approach resulted in a novel FPGA-based Traffic Manager architecture that offers programmability, modularity and scalability and operates at 10 Gbps without the need for external memory. The work has led to a US-Ireland R&D Partnership project (Ref: USI 033) looking at using FPGAs in location-based services and security.

Interdisciplinary
-
Cross-referral requested
-
Research group
B - Digital Communications (Digi Comms)
Proposed double-weighted
No
Double-weighted statement
-
Reserve for a double-weighted output
No
Non-English
No
English abstract
-