For the current REF see the REF 2021 website REF 2021 logo

Output details

11 - Computer Science and Informatics

University of Edinburgh

Return to search Previous output Next output
Output 191 of 401 in the submission
Output title

Integrated instruction selection and register allocation for compact code generation exploiting freeform mixing of 16- and 32-bit instructions

Type
E - Conference contribution
Name of conference/published proceedings
Proceedings of the 8th annual IEEE/ACM international symposium on Code Generation and Optimization (CGO '10)
Volume number
-
Issue number
-
First page of article
180
ISSN of proceedings
-
Year of publication
2010
Number of additional authors
2
Additional information

<08>Originality: Presents first integrated code generation approach to near-optimally exploit short instruction variants for code compaction. Improves both code size and performance (previous approaches fail to address both). Register allocation and instruction selection are coupled, yet no additional complexity is introduced.

Significance: Code size is highly relevant to memory constrained embedded and mobile devices. Compact instruction sets are supported by all processors in mobile phones. This research has the potential to enable richer software on mobiles and/or reduce cost and energy consumption.

Rigour: Ideas are implemented in an industrial-strength software system, evaluated by world-leading compiler company ACE.

Interdisciplinary
-
Cross-referral requested
-
Research group
C - Institute for Computing Systems Architecture
Citation count
0
Proposed double-weighted
No
Double-weighted statement
-
Reserve for a double-weighted output
No
Non-English
No
English abstract
-