For the current REF see the REF 2021 website REF 2021 logo

Output details

11 - Computer Science and Informatics

Glyndŵr University

Return to search Previous output Next output
Output 0 of 0 in the submission
Article title

Open borders for system-on-a-chip buses: A wire format for connecting large physics controls

Type
D - Journal article
Title of journal
Physical Review Special Topics - Accelerators and Beams
Article number
082801
Volume number
15
Issue number
8
First page of article
-
ISSN of journal
1098-4402
Year of publication
2012
URL
-
Number of additional authors
8
Additional information

<27> The paper describes a novel approach to extending conventional system-on-a-chip to remote FPGAs. Remote peripheral devices are controlled over a Gigabit Ethernet network. The work was developed at the GSI and CERN accelerators in Germany and Switzerland and the final results will be deployed at these same sites and others. The features of such an environment require ultra-high precision network timings for thousands of end points over extended distances, which is the main novel contribution of the paper.

Interdisciplinary
-
Cross-referral requested
-
Research group
None
Citation count
0
Proposed double-weighted
No
Double-weighted statement
-
Reserve for a double-weighted output
No
Non-English
No
English abstract
-